Who is the FPGA expert at LogikHaus?

Daniel Kho, Founder & CTO of LogikHaus, is the company's lead FPGA and VHDL expert, with 24+ years designing FPGA, ASIC, and DSP systems including video processor IP cores and communications IP.

What does a VHDL expert do?

A VHDL expert designs, models, and verifies digital hardware described in VHDL, from RTL logic and bus interfaces to full FPGA and ASIC implementations, and builds verification environments using methodologies such as OSVVM and UVM.

What is a parasitic extraction expert?

A parasitic extraction (PEX) expert analyzes the resistance, capacitance, and coupling effects introduced by chip layout and interconnect, using tools such as StarRC, xRC, and Quantus/QRC, to ensure a design's real-world electrical behaviour matches its intended timing and signal integrity.

What does an ASIC LVS expert check?

An ASIC LVS (Layout Versus Schematic) expert verifies that a chip's physical layout exactly matches its intended circuit schematic, catching shorts, opens, and connectivity errors before tape-out.

What is an ASIC EDA flow expert?

An ASIC EDA flow expert builds and qualifies the electronic design automation toolchains, spanning extraction, LVS, static timing analysis, and PDK qualification, that semiconductor teams rely on to move a design from RTL to silicon.

Does LogikHaus offer FPGA and ASIC design training?

Yes. LogikHaus provides classroom and dedicated training in VHDL, SystemVerilog, UVM, OSVVM, digital signal processing, and digital communications, delivered by our in-house VHDL and FPGA experts.

About Us - VHDL, FPGA, RFIC & Parasitic Extraction Experts

LogikHaus is a fabless ASIC and FPGA technology company first established in Malaysia February 2019. We have since 2024, moved our head office to Singapore. Our focus is on AI, machine vision, motion control and robotics, video and image processing systems, and DSP, FPGA and ASIC. We are operated by a small team of engineers and scientists — our VHDL and FPGA expert Daniel Kho, our parasitic extraction and ASIC LVS specialist Jeannie Lau, and our RFIC and analog IC design specialist Dr. Arjuna Marzuki. Our history traces back to Tauhop Solutions, a 2012-established sole proprietorship engaged in ASIC and FPGA product design and consulting. We retain our core expertise in designing FPGA and ASIC solutions for low-power, high-performance DSP, video processing, and AI products.

Our team covers the complete IC design flow — from RTL design in VHDL and Verilog through physical implementation (floorplanning, routing) and sign-off verification (STA, LVS, PEX, DRC). We bring advanced verification expertise across UVM and OSVVM methodologies for both FPGA design and ASIC design, alongside mixed-signal and analog integration at the full-chip and PCB level. Our EDA automation work spans custom flow development in Perl, Python, and Tcl, and our DSP and high-performance computing expertise powers hardware implementations of video, image, and digital control algorithms on both FPGAs and ASICs.

We have a culture of focusing our resources and time to solve the most challenging problems. This culture is being reflected in our products and services. For example, video applications, the most pressing and difficult challenge for consumers is to solve the problem of sending clear video in real time. Our video product has been specifically designed to rapidly process high-resolution video. Check out our designs & IP page for more information related to our designs and IP cores.

Some of our products and services include digital communications, digital control, optical communications, wireless communications, artificial intelligence, and visual systems using the most advanced GPU and FPGA systems.

Our trainings focus on VHDL front-end design and verification, while we have provided design services for applications such as cryptography, communications systems, servo control systems, and memory controllers. We continue to train and hire VHDL engineers.

Our Team - Industry Experts

Daniel Kho - Founder & CTO

SMIEEE · MIES · M.Eng.Sc. (Multimedia University)

A VHDL expert and FPGA expert with over 24 years solving complex FPGA, ASIC, and DSP challenges for engineering teams building real-world hardware. Daniel has led development of video processor IP cores, AI core integration, communications IP (FFT, QPSK/QAM, MIPI C-PHY), and cryptographic hardware, alongside verification frameworks built on OSVVM and UVM methodologies. He is a Certified Professional Trainer delivering VHDL, SystemVerilog, and digital design training across Southeast Asia.

View FPGA Expert Profile → | LinkedIn →

Jeannie Lau - Principal Analogue Microelectronics Engineer

22+ years in ASIC design enablement · GLOBALFOUNDRIES · Intel

A parasitic extraction expert and ASIC LVS expert (layout-versus-schematic verification), Jeannie specializes in circuit analysis, RC extraction, and static timing analysis (STA) across StarRC, xRC, and Quantus/QRC flows. As an ASIC EDA flow expert, she has developed and qualified custom extraction and LVS flows against foundry PDKs down to 14nm and 10nm process nodes, and holds an Altera Innovator Award for her work resolving capacitive shielding issues. At LogikHaus she leads analog design and verification at the PCB level, alongside hardware debug and embedded system verification.

View Parasitic Extraction Expert Profile → | LinkedIn →

Dr. Arjuna Marzuki - Principal RFIC Engineer

28+ years · FIET · Chartered Engineer · Published Author

An RFIC expert and analog IC design expert with over 28 years in integrated circuit commercialization across Hewlett-Packard, AMD, Agilent Technologies, and academia. Dr. Arjuna is the author of two published books on RFIC and CMOS analog/mixed-signal circuit design, holds three patents, and currently serves as Associate Professor and Postgraduate Programmes Lead in Electronic Engineering at Wawasan Open University. He is a Fellow of the Institution of Engineering and Technology (FIET) and a Chartered Engineer registered with the UK Engineering Council.

View RFIC Expert Profile → | LinkedIn →

Our Offices

Singapore Office

21 Woodlands Close
#06-16
Singapore 737854

Malaysia Office

35 Lebuh Lembah Permai 1
Tanjong Bungah 11200
Penang, Malaysia

India Office

Distributor:
SPEC2SILICON PVT LTD
Bettur Road, Bettur
Davanagere - 577002

Our Partners

Caelus Technologies

Gowin Semiconductor

Artengi Ltd

Frequently Asked Questions

Who is the FPGA expert at LogikHaus?: Daniel Kho, Founder & CTO of LogikHaus, is the company's lead FPGA and VHDL expert, with 24+ years designing FPGA, ASIC, and DSP systems including video processor IP cores and communications IP.
What does a VHDL expert do?: A VHDL expert designs, models, and verifies digital hardware described in VHDL, from RTL logic and bus interfaces to full FPGA and ASIC implementations, and builds verification environments using methodologies such as OSVVM and UVM.
What is a parasitic extraction expert?: A parasitic extraction (PEX) expert analyzes the resistance, capacitance, and coupling effects introduced by chip layout and interconnect, using tools such as StarRC, xRC, and Quantus/QRC, to ensure a design's real-world electrical behaviour matches its intended timing and signal integrity.
What does an ASIC LVS expert check?: An ASIC LVS (Layout Versus Schematic) expert verifies that a chip's physical layout exactly matches its intended circuit schematic, catching shorts, opens, and connectivity errors before tape-out.
What is an ASIC EDA flow expert?: An ASIC EDA flow expert builds and qualifies the electronic design automation (EDA) toolchains, spanning extraction, LVS, static timing analysis, and PDK qualification, that semiconductor teams rely on to move a design from RTL to silicon.
Does LogikHaus offer FPGA and ASIC design training?: Yes. LogikHaus provides classroom and dedicated training in VHDL, SystemVerilog, UVM, OSVVM, digital signal processing, and digital communications, delivered by our in-house VHDL and FPGA experts.

Login

Logout

Sign Up

Account Recovery (Optional)

Data Protection Policy

How we handle your data: